



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/694,729	10/29/2003	Hoang T. Tran	1875.4520000	4015
26111	7590	11/16/2006	EXAMINER	
STERNE, KESSLER, GOLDSTEIN & FOX PLLC 1100 NEW YORK AVENUE, N.W. WASHINGTON, DC 20005			SUN, SCOTT C	
			ART UNIT	PAPER NUMBER
			2182	

DATE MAILED: 11/16/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/694,729	TRAN ET AL.	
	Examiner	Art Unit	
	Scott Sun	2182	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 07 August 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) 1-11 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 12-30 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 29 October 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Election/Restrictions

1. Applicant's election with traverse of claims 12-30 in the reply filed on 8/7/2006 is acknowledged. The traversal is on the ground(s) that Invention I, claims 1-7, and invention III, claims 12-30, do not have separate utilities. This is not found persuasive because invention I has the specific utility of "converting and transferring data between serial and parallel format", while invention II has the specific utility of "configuring at least one of said programmable pads to comply with a specified data protocol and a specified electrical specification", which although similar, are not equivalent. Furthermore, invention II is also directed to adjusting a delay and measuring leakage current. Both of these features (and also utilities) are missing from invention I. For these reasons, examiner asserts that the restriction is proper.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 12, 15, 16, 18-20, 25-27 are rejected under 35 U.S.C. 102(e) as being anticipated by Weber et al (PG Pub #2003/0120791).

4. Regarding claim 12, Weber discloses a transceiver (system 400 in figure 4), comprising:

- a plurality of ports (serializer/deserializers 410-413);

- a bus (connections between the various elements in figure 4) connecting said plurality of ports on a common substrate (single die, paragraph 22);

- a plurality of programmable pads (data presenters 460-463, and aggregators 440-443 and corresponding encoder/decoders) in communications with said plurality of ports (paragraph 23);

- a register (register bits, paragraph 24) for sending instructions to configure at least one of said programmable pads to comply with a specified data protocol (STMS, Fibre, Ethernet, etc) and a specified electrical specification (serial/parallel, different bit rates of each protocol). Examiner notes that Weber discloses the data presenters and aggregators are instructed to process data according to the desired protocol definition and its transfer rate (paragraphs 23-25).

5. Regarding claim 15, Weber discloses claim 12 and further discloses an input controller (protocol processors 450-455) for configuring at least one of said programmable pads to receive at least one of a data signal and a control signal (paragraphs 16, 23).

6. Regarding claim 16, Weber discloses claim 12 and further discloses an output controller (protocol processors 450-455) for configuring at least one of said programmable pads to send at least one of a data signal and a control signal (paragraphs 17-24).

Art Unit: 2182

7. Regarding claims 18-20 and 25-27, examiner notes that these claims contain limitations substantially similar to those in claims 12, 15 and 16. The same grounds of rejection are applied.

Claim Rejections - 35 USC § 103

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. Claims 17, 21, 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Weber in view of Rearick et al (PG Pub #2003/0172332).

10. Regarding claim 17, Weber discloses claim 12, but does not disclose explicitly measuring leakage current. However, Rearick discloses a testing register (driver test system 200, figure 2) for sending a test message to measure leakage current (tri-state leakage current) from at least one of a programmable pad (paragraphs 33, 40).

Teachings of Weber and Rearick are from the same field of integrated circuits.

Therefore, it would have been obvious at the time of invention to combine teachings of Weber and Rearick by adding the testing circuit to the system of Weber for the benefit of providing cost-effective and accurate self-testing capability to the integrated circuit (background, Rearick).

11. Regarding claims 21 and 28, examiner notes that these claims contain limitations substantially similar to those in claim 17. The same grounds of rejection are applied.

12. Claims 13, 14, 22-24, 29, 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Weber in view of Taniguchi et al (PG Pub #2001/0015664).

13. Regarding claim 13, Weber discloses claim 12 but does not disclose explicitly adjusting a delay between input and output. However, Taniguchi discloses a timing controller (delay adjustment circuit, figure 5) for modulating delay between input (input buffer) and output (output buffer) of an integrated circuit (DLL Array 7; paragraphs 52, 53). Teachings of Weber and Taniguchi are from the same field of integrated circuits.

Therefore, it would have been obvious at the time of invention to combine teachings of Weber and Taniguchi by using the adjustable delay circuit disclosed by Taniguchi in the system of Weber for the benefit of underflow and overflow prevention (paragraph 87, Taniguchi).

14. Regarding claim 14, Weber discloses claim 12, and Taniguchi further discloses a timing register for sending instructions to adjust the delay between input and output of at least one of said programmable pads. Examiner notes that the same reasons to combine the teachings of Weber and Taniguchi can be applied.

15. Regarding claims 22-24, 29-30, examiner notes that these claims contain limitations substantially similar to those in claim 13 and 14 above. The same grounds of rejection are applied. Further regarding claims 23 and 24, Examiner notes that Taniguchi discloses that the data is delayed in a buffer (input/output buffer), where the delay is a fixed time interval set by the delay adjustor circuit (figure 5, paragraphs 9, 52).

Conclusion

16. Other publications are cited to further show the state of the art with respect to serial/parallel I/O circuits, delay adjustment, and measuring leakage current. Refer to form 892, "Notice of References Cited", for a complete list of relevant prior arts cited by the examiner.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Scott Sun whose telephone number is (571) 272-2675. The examiner can normally be reached on M-F, 10:30am-7pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim N. Huynh can be reached on (571) 272-4147. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DETAILED ACTION

Election/Restrictions

1. Applicant's election with traverse of claims 12-30 in the reply filed on 8/7/2006 is acknowledged. The traversal is on the ground(s) that Invention I, claims 1-7, and invention III, claims 12-30, do not have separate utilities. This is not found persuasive because invention I has the specific utility of "converting and transferring data between serial and parallel format", while invention II has the specific utility of "configuring at least one of said programmable pads to comply with a specified data protocol and a specified electrical specification", which although similar, are not equivalent. Furthermore, invention II is also directed to adjusting a delay and measuring leakage current. Both of these features (and also utilities) are missing from invention I. For these reasons, examiner asserts that the restriction is proper.

The requirement is still deemed proper and is therefore made FINAL.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 12, 15, 16, 18-20, 25-27 are rejected under 35 U.S.C. 102(e) as being anticipated by Weber et al (PG Pub #2003/0120791).

4. Regarding claim 12, Weber discloses a transceiver (system 400 in figure 4), comprising:

- a plurality of ports (serializer/deserializers 410-413);

- a bus (connections between the various elements in figure 4) connecting said plurality of ports on a common substrate (single die, paragraph 22);

- a plurality of programmable pads (data presenters 460-463, and aggregators 440-443 and corresponding encoder/decoders) in communications with said plurality of ports (paragraph 23);

- a register (register bits, paragraph 24) for sending instructions to configure at least one of said programmable pads to comply with a specified data protocol (STMS, Fibre, Ethernet, etc) and a specified electrical specification (serial/parallel, different bit rates of each protocol). Examiner notes that Weber discloses the data presenters and aggregators are instructed to process data according to the desired protocol definition and its transfer rate (paragraphs 23-25).

5. Regarding claim 15, Weber discloses claim 12 and further discloses an input controller (protocol processors 450-455) for configuring at least one of said programmable pads to receive at least one of a data signal and a control signal (paragraphs 16, 23).

6. Regarding claim 16, Weber discloses claim 12 and further discloses an output controller (protocol processors 450-455) for configuring at least one of said

programmable pads to send at least one of a data signal and a control signal (paragraphs 17-24).

7. Regarding claims 18-20 and 25-27, examiner notes that these claims contain limitations substantially similar to those in claims 12, 15 and 16. The same grounds of rejection are applied.

Claim Rejections - 35 USC § 103

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. Claims 17, 21, 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Weber in view of Rearick et al (PG Pub #2003/0172332).

10. Regarding claim 17, Weber discloses claim 12, but does not disclose explicitly measuring leakage current. However, Rearick discloses a testing register (driver test system 200, figure 2) for sending a test message to measure leakage current (tri-state leakage current) from at least one of a programmable pad (paragraphs 33, 40).

Teachings of Weber and Rearick are from the same field of integrated circuits.

Therefore, it would have been obvious at the time of invention to combine teachings of Weber and Rearick by adding the testing circuit to the system of Weber for the benefit of providing cost-effective and accurate self-testing capability to the integrated circuit (background, Rearick).

11. Regarding claims 21 and 28, examiner notes that these claims contain limitations substantially similar to those in claim 17. The same grounds of rejection are applied.

12. Claims 13, 14, 22-24, 29, 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Weber in view of Taniguchi et al (PG Pub #2001/0015664).

13. Regarding claim 13, Weber discloses claim 12 but does not disclose explicitly adjusting a delay between input and output. However, Taniguchi discloses a timing controller (delay adjustment circuit, figure 5) for modulating delay between input (input buffer) and output (output buffer) of an integrated circuit (DLL Array 7; paragraphs 52, 53). Teachings of Weber and Taniguchi are from the same field of integrated circuits.

Therefore, it would have been obvious at the time of invention to combine teachings of Weber and Taniguchi by using the adjustable delay circuit disclosed by Taniguchi in the system of Weber for the benefit of underflow and overflow prevention (paragraph 87, Taniguchi).

14. Regarding claim 14, Weber discloses claim 12, and Taniguchi further discloses a timing register for sending instructions to adjust the delay between input and output of at least one of said programmable pads. Examiner notes that the same reasons to combine the teachings of Weber and Taniguchi can be applied.

15. Regarding claims 22-24, 29-30, examiner notes that these claims contain limitations substantially similar to those in claim 13 and 14 above. The same grounds of rejection are applied. Further regarding claims 23 and 24, Examiner notes that

Taniguchi discloses that the data is delayed in a buffer (input/output buffer), where the delay is a fixed time interval set by the delay adjustor circuit (figure 5, paragraphs 9, 52).

Conclusion

16. Other publications are cited to further show the state of the art with respect to serial/parallel I/O circuits, delay adjustment, and measuring leakage current. Refer to form 892, "Notice of References Cited", for a complete list of relevant prior arts cited by the examiner.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Scott Sun whose telephone number is (571) 272-2675. The examiner can normally be reached on M-F, 10:30am-7pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim N. Huynh can be reached on (571) 272-4147. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


KIM HUYNH
SUPERVISORY PATENT EXAMINER

11/13/06